

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-135985

(43)Date of publication of application : 22.05.1999

(51)Int.Cl.

H04L 12/28

H04L 1/00

H04Q 3/00

(21)Application number : 08-305802

(71)Applicant : NEC CORP

(22)Date of filing : 31.10.1996


(72)Inventor : SATO HIROYUKI

(54) PARALLEL-TYPE ERROR DETECTION CIRCUIT

(57)Abstract:

PROBLEM TO BE SOLVED: To reduce the delay of a cell and to improve processing efficiency by error-detecting in parallel and storing a header and a payload obtained by separating an input cell, performing read from a storage means which performs an FEC processing, when error correction is required and performing synthesis and output.

SOLUTION: A separation part 10 separates the header and payload of an ATM cell. Check parts 20 and 30 check errors and FEC work buffers 50 and 60 perform storage tentatively. When error correction is required, the check parts 20 and 30 instruct the FEC processing to the buffers 50 and 60, and each error information is reported to a buffer read control part 40. The control part 40 makes the buffers 50 and 60 abandon the cell for which the error is detected in a CRC processing after the FEC processing at the time of read and perform update for each cell, based on the error information. A MUX part 7 synthesizes and outputs the header and the payload outputted by the buffers 50 and 60 after the CRC/FEC processings. Thus, error, error detection and correction processing delay time is reduced.



LEGAL STATUS

[Date of request for examination] 31.10.1996

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 2953410

[Date of registration] 16.07.1999

[Number of appeal against examiner's decision of rejection]